

Energy Efficient Full Adders for Arithmetic Applications Based on GDI Logic

K.Stella¹, S.Sowmiya² and V.M.Senthilkumar³

¹PG Student, Department of ECE, Vivekanandha College of Engineering for Women, India. Email: stellakcss@gmail.com

²PG Student, Department of ECE, Vivekanandha College of Engineering for Women, India. Email: sowmijeyam@gmail.com

³Associate Professor, Department of ECE, Vivekanandha College of Engineering for Women, India. Email: vmspraneeth@gmail.com

Article Received: 20 February 2017

Article Accepted: 28 February 2017

Article Published: 02 March 2017

ABSTRACT

Addition is a fundamental arithmetic operation and acts as a building block for synthesizing of all other operations. A high-performance adder is one of the key components in the design of Application Specific Integrated Circuits (ASIC). In this work, three low power full adders are designed with full swing AND, OR and XOR gates to reduce threshold voltage problem which is commonly encountered in Gate Diffusion Input (GDI) logic. This problem usually does not allow the full adder circuits to operate without additional inverters. However, the three full adders are successfully realized using full swing gates with the significant improvement in their performance. The performance of the proposed design is simulated through SPICE simulations using 45 nm technology models.

Keywords: GDI Logic, Full adder and Full swing.

1. INTRODUCTION

Adders are extensively used circuit elements in Very Large Scale Integration (VLSI) systems such as Digital Signal Processing (DSP) processors, microprocessors etc. It is the nucleus of many other operations like subtraction, multiplication, division and parity checkers and addresses calculation. In most of the digital systems, adders lie in a critical path which influences the overall system performance. Hence, enhancing adder's performance is becoming an important goal. The reason behind is that the battery technology does not advance at the same rate as the microelectronics technology. There is only a limited amount of power available for the mobile systems. Therefore, low power design has become a major design consideration.

The advances in VLSI technology allow hardware realization of most computing intensive applications such as multimedia processing, DSP, to enhance the speed of operation. Moreover, with increasing demand, the researchers are driven to strive for smaller silicon area, higher speed, longer battery life and enhanced reliability. The importance of digital computing lies in full adder design. The design criteria for full adder are usually multifold. Transistor count, which is one of the attributes, determines the system complexity of arithmetic circuits like multiplier, Arithmetic Logic Unit (ALU), etc. Power consumption and speed would be the other two important criteria when it comes to the design of full adders. However, they have a contradictory relationship with each other.

Therefore, power delay product or energy consumption per operation has been introduced to accomplish optimal design tradeoffs. The performance of digital circuits can be optimized by proper selection of logic styles. Gate Diffusion Input (GDI) is a lowest power design technique which offers improved logic swing and less static power dissipation. This method is suitable for design of fast, low-power circuits, using a reduced number of transistors. In this paper, an efficient

methodology for digital circuit such as AND, OR, and XOR gates with full swing is implemented. After that, three full adders are proposed based on the full swing gates in a standard 45 nm technology.

2. GDI LOGIC

The basic GDI cell is shown in below Fig.1. GDI logic cell consists of four terminals. They are:

- 1) G (Common Gate input of NMOS and PMOS transistor)
- 2) P (Outer diffusion node of PMOS transistor)
- 3) N (Outer diffusion node of NMOS transistor)
- 4) Out (Common diffusion node of both transistors)




Fig.1. GDI basic cell

Table I, shows how a simple change of the input configuration of the simple GDI cell corresponds to very different Boolean functions. In this paper, most of the designed circuits were based on the F1 and F2 functions. The reasons for this are as follows: 1) Both F1 and F2 are complete logic families. 2) F1 is the only GDI function that can be realized in a standard p-well CMOS process, because the bulk of any NMOS is constantly and equally biased. 3) When N input is driven at

high logic level and P input is at low logic level, the diodes between NMOS and PMOS bulks to Out are directly polarized and there is a short between N and P, resulting in static power dissipation.

Table I. Various logic functions of GDI cell for different input configurations

N	P	G	Out	Function
0	B	A	$A'B$	F1
B	1	A	$A'+B$	F2
1	B	A	$A+B$	OR
B	0	A	AB	AND
C	B	A	$A'B+AC$	MUX
0	1	A	A'	NOT

3. PROPOSED FULL ADDERS IN GDI

In this section, three proposed full adder designs featuring GDI with full swing logic are discussed with the goal to minimize the circuit complexity and to achieve speed at cascaded operation. The strategy is to avoid threshold voltage losses with the help of full swing gates.

3.1. Basic gates for full adder design

The logic function of full adder can be represented as,

$$\text{Sum} = A \text{ XOR } B \text{ XOR } C_{in} \quad (1)$$

$$C_{out} = A \text{ AND } B + B \text{ AND } C_{in} + A \text{ AND } C_{in} \quad (2)$$

From Eqs. (1) and (2) three basic gates are needed for implementing the function.




Fig.2. Full swing gates based on F1 and F2 (a) AND (b) OR and (c) XOR

3.2. Full swing AND, OR and XOR gates using F1 and F2 functions

Conventionally universal gates, namely NAND and NOR can be used to realize any logical expression. Similarly, in GDI, two functions are available, namely, F1 (AB) and F2 ($A+B$) to realize logical expression. These two functions are also suffering from a threshold voltage drop. Swing restoration

transistor provided at the output to take care of threshold voltage loss and the schematic of AND, OR and XOR gates using F1 and F2 functions are shown in Fig 2. It increases the transistor count from 2 to 3 for the design of AND and OR yet the full swing operation can be achieved.

The choice of F1 and F2 for AND and OR gates will be good since a less number of transistors also provides full swing like CMOS. However, F1 and F2 based XOR gate implementation lacks CMOS based design. The reason might be one of the following:

(i) XOR gate based on F1 and F2 needs a total of 9 transistors, which is twice that of the transistors required for GDI logic. Therefore, it cuts off the goal of GDI logic, i.e. function realization using minimal transistor.

(ii) Due to increased transistor count, the overall input gate capacitance (C_g) of the XOR function increased since C_g is a direct function of the number of transistor seen by the inputs.

(iii) The intermediate nodes can be increased slightly; this might lead to a number of glitches which are the sources of power consumption.

The realization of AND and OR gates with full swing can be possible using F1 and F2 functions, respectively, and operate relatively better than conventional design though not suitable for XOR realization.

But XOR-XNOR circuits are basic building blocks in various arithmetic circuits such as adders, multipliers, compressors, comparators, etc. They provide an intermediate output to generate the final sum and carry the full adder.

Also the importance of XOR-XNOR functions, implementations like an adder and multiplier. Therefore, full swing XOR is necessary to drive successive stages reliably.

3.3. Proposed full swing XOR gate

This subsection details about the proposed XOR gate to achieve full swing operation. It acts as one of the basic modules for the realization of three full adder designs and the performance of the designed adders are investigated under full swing XOR gate as one of the modules.

The proposed XOR gate uses 4T to provide full swing in the output. The design of XOR gate using GDI logic without and with full swing is shown in Fig 3.

The goal is to reduce the circuit complexity and to achieve faster cascaded operation. The techniques presented in the literature directly use supply rail V_{DD} for strong '1' and V_{SS} for strong '0'.

But the proposed design does not use supply rails either GND or V_{DD} for obtaining the perfect output. It uses input, but only with proper biasing of a necessary transistor, which may be either PMOS or NMOS.




Fig.3. XOR gate (a) using GDI logic and (b) proposed design

For $AB = 00$, transistor P1 (PMOS), P3 (NMOS) and P4 (PMOS) conduct. The P3 transistor is responsible for delivering strong '0'. Likewise, another case when $AB = 10$, transistor P2 (NMOS), P3 (NMOS) and P4 (PMOS) work for the given input, in which P4 passes strong '1' to the output. Whereas in other cases, namely $AB = 01$ and 11 , the transistors P3 and P4 do not change the output potential. Hence, the correct output for XOR gate is attained with the proposed design.

4. THREE FULL ADDER DESIGNS

The design of GDI full adder with full swing can be made possible with the help of full swing gates such as AND, OR and XOR discussed in the previous section. This design completely eliminates the swing restoration buffers that results in improvement in the performance. Three possible full swing GDI full adders are designed by rewriting the full adder design expression Eqs. (1) and (2). The full adder's Sum and C_{out} expressions are given in Eqs. (3) and (4), respectively.

$$\text{Sum} = C_{in} (A \text{ XOR } B) + C_{in} (A \text{ XNOR } B) \quad (3)$$

$$C_{out} = (A \text{ XOR } B)C_{in} + (A \text{ XOR } B)A \quad (4)$$




Fig.4. Design 1 Full adder

Design 1 uses XOR output as an intermediate result. Sum output can be attained by multiplexing the XOR and its inverted version XNOR through C_{in} input. C_{out} is obtained by multiplexing the inputs A and C_{in} whose output is controlled

by the selection input. The presence of inverter on the critical path increases the delay of the whole circuit. This design is simple and requires a total of 18 transistors for realizing the full adder function.

Design 2 The Sum and C_{out} expressions are represented in Eqs. 5 and 6, respectively.

$$\text{Sum} = A \text{ XOR } B \text{ XOR } C_{in} \quad (5)$$

$$C_{out} = C_{in} (A \text{ AND } B) + C_{in} (A \text{ OR } B) \quad (6)$$




Fig.5. Design 2 Full adder

C_{out} function can be realized with the help of AND and OR gates. AND and OR gates are designed based on F1 and F2, respectively. Multiplexing the AND and OR operation through Carry input C_{in} helps in C_{out} realization. The XOR operation on the inputs A, B and C_{in} achieves Sum function. It requires total 22 transistors.




Fig.6. Design 3 Full adder

Design 3 It is designed by considering the XOR, AND and OR gates and the Sum and C_{out} design expressions are given in Eqs. (7) and (8).

$$\text{Sum} = A \text{ XOR } B \text{ XOR } C_{in} \quad (7)$$

$$C_{out} = A \text{ AND } B + (A \text{ XOR } B) C_{in} \quad (8)$$

Sum output can be achieved by XORing the inputs A, B and C_{in} . The output C_{out} is obtained with the help of AND and OR followed by XOR gate. The realization of AND and OR gate can be done with the help of full swing F1 and F2 gates.

The GDI based F1 and F2 enables the implementation of AND and OR with only 3 transistors whereas CMOS needs 6 transistors for achieving the same. The intermediate XOR gate output is used for computing C_{out} output. So totally, 23 transistors are needed for designing a full adder. The proposed full adder based on Design 1, Design 2 and Design 3 are shown in the above Fig 4, 5, 6.

5. RESULT ANALYSIS

Table II. Comparison of Full adders

Full Adder	Transistor Count	Average Power (μ W)	Delay	
			Sum (ps)	C_{out} (ns)
Design 1	18	0.55164	993.5	1.496
Design 2	22	0.052718	991.3	1.990
Design 3	23	0.652367	992.3	1.475

(a) Design 1 is a best possible candidate for the applications in which minimum transistor count and low power is a design requirement.

(b) The Design 2 offers minimum delay, so it can be suitable for battery operated and real-time applications. It has slightly increased in transistor count compared with Design 1.

(c) Design 3 lies midway between Design 1 and Design 2, and offers lower delay than Design 1.

From the obtained results, it can be concluded that all three designs operate with less energy consumption than existing adders taken for comparison. Hence, these designs can be suitable for realizing energy efficient arithmetic applications.

6. CONCLUSION

In this work, three full adder designs that use as few as twenty transistors per bit are proposed. The design adopts full swing XOR, AND and OR gates to alleviate the threshold voltage problem and to enhance the driving capability for cascaded operation. The enhanced driving capability also facilitates lower voltage and faster operation which leads to power consumption. The proposed designs are simulated using the SPICE simulation tool at 45 nm technology. The comparison is done in terms of power consumption, propagation delay, and transistor count.

REFERENCES

[1] A.M. Shams, A.K. Darwish and M.A. Bayoumi, "Performance analysis of low power 1-bit CMOS full adder

cells", *IEEE Trans. VLSI Syst.*, Vol.10, No.1, pp. 20–29, 2002.

[2] V. Foroutan, M. Taheri, K. Navi and A. Mazreah, "Design of two low power full adder cells using GDI structure and hybrid CMOS logic style", *Integration (Amst)*, Vol.47, No.1, pp.48–61, 2014.

[3] A. Morgenshtein, A. Fish and I.A. Wagner, "Gate Diffusion Input (GDI)-A power efficient method for digital combinatorial circuits", *IEEE Trans. VLSI Syst.*, Vol.10, No.5, pp.566–581, 2002.

[4] R. Uma and P. Dhavachelvan, "Modified gate diffusion input technique: a new technique for enhancing performance in full adder circuits", *Proc. ICCCS*, pp.74–81, 2012.

[5] A. Morgenshtein, I. Shwartz and A. Fish, "Full swing Gate Diffusion Input (GDI) logic case study for low power CLA adder design", *Integration (Amst)*, Vol.47, No.1, pp.62–70, 2014.

[6] M. Aguirre-Hernandez and M. Linares-Aranda, "CMOS full adders for energy efficient arithmetic applications", *IEEE Trans. VLSI Syst.*, Vol.19, No.4, pp. 718–72, 2011.

[7] I. Hassoune, D. Flandre, I. O'Connor and J. Legat, "ULPFA: a new efficient design of a power-aware full adder", *IEEE Trans. Circuits Syst.*, Vol.57, No.8, pp.2066–2074, 2010.

[8] P. M. Lee, C. H. Hsu., Y. H. Hung, "Novel 10-T full adders realized by GDI structure", *Proc. IEEE Int. Symp. Integr. Circuits*, pp.115–118, 2007.

[9] M. Maen, V. Foroutan and K. Navi, "On the design of low power 1-bit full adder cell", *IEICE Electron. Expert.* Vol.6, No.16, pp.1148–1154, 2009.

[10] R. Patel H. Parasar and M. Wajid, "Faster arithmetic and logical unit CMOS design with reduced number of transistors", *Proc. of Intl. Conf. on Advances in Communication, Network and Computing*, Vol.142, pp.519–522, 2011.

[11] S. Purohit and M. Margala, "Investigating the impact of logic and implementation for full adder performance", *IEEE Trans. VLSI Syst.*, Vol.20, No.7, pp.1327–1331, 2012.

[12] G. Ramana Murthy, C. Senthil Pari, P. Velraj Kumar and T.S. Lim, "A new 6-T multiplexer based full adder for low power and leakage current optimization", *IEICE Electronics Express*, Vol.9, No.17, pp.1434–1441, 2012.

[13] R. Singh and S. Akashe, "Modeling and analysis of low power 10T full adder with reduced ground noise", *J. Circuits Syst. Comput.*, Vol.23, No.14, pp.1–14, 2014.