

Enhanced Design of High Performance Radix-16 Booth Multiplier Using Partial CSD and DA Algorithm

Kumaresan, K.^{1*}, Arunkumar, P.² & Arivazhagan, P.³

¹PG Scholar, ^{2,3}Assistant Professor, ¹⁻³Department of Electronics and Communication Engineering, Sir Issac Newton College of Engineering and Technology, Nagapattinam, Tamilnadu-611 102, India. Corresponding Author Email: kpandiarasan008@gmail.com*



DOI: https://doi.org/10.46759/IIJSR.2023.7309

Copyright © 2023 Kumaresan, K. et al. This is an open access article distributed under the terms of the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited.

Article Received: 07 July 2023Article Accepted: 19 September 2023Article Published: 28 September 2023

ABSTRACT

New approximate computation infrastructures are proposed for three different operations, videlicet addition, division, and the multiply accumulate (MAC) operation. For all designs, delicacy is estimated in terms of mean relative error distance (MRED) and regularized mean error distance (NMED), while tackle performance is reported in terms of critical path detention, area, and power consumption. Three approximate Booth multipliers (ABM- M1, ABM- M2, ABM- M3) are designed in which two new inexact partial product creators are used to reduce the confines of the partial product matrix. The proposed multipliers are compared to other state-of-the-art designs in terms of both delicacy and tackle performance, and are set up to reduce power consumption by over to 56 when compared to the exact multiplier. The function of the multipliers is vindicated in several image processing operations. Two approximate restoring separations (AXRD- M1, AXRD- M2) are proposed along with a new inexact restoring separator cell. In the first separator, the conventional cells are replaced with the proposed inexact cells in several columns. The alternate separator computes only a subset of the trial deductions, after which the divisor and partial remainder are rounded and decoded so that they may be used to estimate the remaining quotient bits. The proposed separations are estimated for delicacy and tackle performance alongside several benchmarking designs, and their function is vindicated using change discovery and focus birth operations. An approximate MAC unit is presented in which the addition is enforced using a modified interpretation of ABM- M3. The detention is reduced by using a fused armature where the accumulator is added as part of the multiplier contraction. The delicacy and tackle savings of the MAC unit are measured against several workshops from the literature, and the design is employed in a number of complication operations.

Keywords: Booth Encoding; Arithmetic Circuits; Approximation; MATLAB.

1. Introduction

While energy consumption has always been an important metric in the design of calculating systems, a number of recent trends have led power effectiveness to come the consummate concern in the field. Computing systems are getting decreasingly mobile, and there's a strong demand for high performance calculating on power- constrained bias. Indeed in the environment of more traditional bias that don't calculate on battery power, arising high performance operations, similar as multimedia streaming and machine literacy, bear decreasingly large datasets to be reused with high effectiveness.

Actually their remarkable performance is one of the critical reasons that DSP has come so popular. Addition is the utmost introductory function used in digital filers. With advances in technology, colorful ways have been proposed to design multipliers, which offer high speed, low power consumption and lower area. Therefore making them suitable for colorful high pets, low power compact VLSI executions. Still, these three factors i.e., area, speed and power are always traded off. Addition is the utmost introductory functions used in digital signal processing.

It requires further tackle coffers and processing time than addition and deduction. In fact, 8.72 of all instructions in a typical processing unit are multiplier. Since addition ruled execution time, there's a need for high speed multiplier. In the history numerous new ideas for multipliers have been proposed to achieve high performance. Currently, numerous finite impulse response (FIR) sludge designs aimed at moreover low area- cost or high speed or reduced power consumption are developed. We can observe that, with the increase in area, tackle cost of these FIR



pollutants are adding. This observation leads me to design low area- cost FIR sludge with the advantages of reduced power consumption and moderate speed performance. To reduce the tackle cost, the tackle area should be optimized. In DSP, there are basically two feathers of channel, IIR and fir channel. The provocation response of the IIR channel is of unbounded span whereas it's of limited term if there should arise a circumstance of fir channel. The fir channel requires no review way and along these lines it has no recursion and latterly the fir channel is non-recursive. Signed digit number representation [1] describes a class of number representations, which are called inked- number representations. Inked- number representations limit carry- propagation to one position to the left during the operations of addition and deduction in digital computers. Carry- propagation chains are excluded by the use of spare representations for the operands. Redundancy in the number representation allows a system of fast addition and deduction in which each sum (or difference) number is the function only of the integers in two conterminous digital positions of the operands.

The addition time for inked- number figures of any length is equal to the addition time for two integers. The paper discusses the parcels of inked- number representations and computation operations with inked- number figures addition, deduction, addition, division and round out. A brief discussion of logical design problems for a inked- number adder concludes the donation. Proliferations with a set of constants are abundant in operation-specific digital pollutants.

Optimizing the perpetration of FIR pollutants with a minimum number of shift- and- add an operation has been well excavated by numerous experimenters. In this paper, we give an entirely different sapience and approach to this problem by exploiting the prowess of information proposition on directed- acyclic graph representation of the transposed direct form structure of FIR pollutants. A charming multicoated double partition graph (MBPG) data structure has been cooked for this purpose. Using this data structure, a set of fixed point portions can be perished into subsets of inked number patterns whose coding redundancy can be theoretically assessed by their entropy and tentative entropy.

Pipelining incremental block filtering [2] describes a new fashion is developed to induce canonical sign number figures. The fashion is shown to be computationally simple and fast. In addition, a double representation of CSD figures, known as double enciphered CSD (BCSD) number, is also presented. It's shown that a BCSD number uniquely represents its original 2's complement number in the same size data- word. This property allows change the no onto itself with no unnecessary space added. An algorithm is developed to directly convert a 2's complement number to its BCSD original [3]-[8].

A new fashion is developed to induce canonic sign number figures. The fashion is shown to be computationally simple and fast. In addition, a double representation of CSD figures, known as double enciphered CSD (BCSD) number, is also presented. It's shown that a BCSD number uniquely represents its original 2's complement number in the same size data- word. This property allows change the no onto itself with no unnecessary space added. An algorithm is developed to directly convert a 2's complement number to its BCSD original.

FIR filter synthesis considering [9] describes pipeline ways have been successfully applied to speeding up processing in both general- and special- purpose digital computers. Operation of these ways to non-recursive (FIR)



pollutants has been suggested and is relatively straightforward. Operation to recursive (IIR) pollutants has not preliminarily been shown. In this paper, the fashion for applying channel ways to recursive pollutants is shown and the advantages and disadvantages of the fashion are bandied. Using these ways, recursive digital pollutants operating at Recursive digital pollutants circumscribe the sample frequencies at which an perpetration of the pollutants can operate.

This bound is determined by the rate between the number of detention rudiments and the operation quiescence in the recursive circles of the pollutants. The bound can be increased by using recursive pollutants for which the minimal sample frequencies is advanced than for conventional pollutants, so called high- speed pollutants. Similar pollutants are also campaigners for low power consumption since redundant speed may be converted into low power consumption through power force voltage scaling ways.

High- speed recursive digital pollutants can be attained by adding the number of detention rudiments and/or dwindling the quiescence in the recursive circles of the pollutants. In this thesis we introduce new recursive digital pollutants to this end. These are grounded on two different approaches. In the first one, the pollutants are deduced by using frequencies masking ways. Then, the sludge structures make use of periodic model pollutants and, conceivably periodic, masking pollutants [10], [11].

Low power CSD linear phase FIR filter structure [12] describes A corruption fashion is proposed to apply the non-recursive portion(generated due to the scattered look- ahead process) in a putrefied manner to gain concurrent stable pipelined consummations of logarithmic performance complexity with respect to the number of circle channel stages(as opposed to direct). The upper bound on the round-off error in these pipelined adulterants is shown to meliorate with an increase in the number of circle channel stages. Effective pipelined consummations are studied of both direct- form and state- space- form recursive digital adulterants.

Predicated on the scattered look- ahead fashion, fully pipelined and fully attack effective direct bidirectional systolic arrays for recursive digital adulterants are presented. The corruption fashion is extended to time- varying recursive systems. A corruption fashion is proposed to apply the non-recursive portion(generated due to the scattered look- ahead process) in a putrefied manner to gain concurrent stable pipelined consummations of logarithmic performance complexity with respect to the number of circle channel stages(as opposed to direct).

FIR filter implementation [13] describes Recursive-sludge-predicated structures have been recently put forward as a potentially salutary volition to the farther conventional two- band FIR QMF sludge banks for operations in image sub band analysis/emulsion. Zero- phase causal/anti-causal IIR each- pass sludge couples make it possible to achieve perfect reconstruction, with a markedly better computational effectiveness than FIR- predicated results. A major a priori hindrance, videlicet the replication bound that sets an upper limit on the increment attainable by pipelining in any performance of recursive adulterants, has not been specifically addressed in this operation terrain so far [14], [15].

We study the operation of 2-D interleaving and sludge transformation ways to the pipelining of the polyphase sub-band tree. These changeovers are combined with applicable calculation strategies for a relative assessment of VLSI architectural prosecutions of image sub-band coding- decoding systems, targeting high- outturn real- time



operations in visual communication. The relaxed look-ahead fashion is presented as an attractive fashion for pipelining adaptive adulterants. Unlike conventional look- ahead, the relaxed look- ahead does not essay to maintain the input-affair mapping between the journal and pipelined architectures but preserves the adaptation characteristics.

The rest of the paper is organized as follows: FIR filter using modified booth encoding is presented in this section 2. Proposed a new low area-cost FIR filter using a hybrid modified booth multiplier designs are presented in section 3. Proposed encoding scheme and design methodology is discussed in section 4. Experimental results are presented in section 5. A conclusion is presented in Section 6. Future work presented in Section 7.

2. Modified Booth Encoding

Multipliers are veritably important part of digital Signal system. It's extensively used element in computer computation and veritably large scale integration. The multiplier used to resolve the operating speed of digital signal processing with numerous technologies. Colorful ways have been proposed to design multipliers, which give high speed, lower power consumption, small area, and keep growing more sophisticated signal processing system are being compact on VLSI.

The Changed Booth Multiplier configuration with mongrel adder offers bettered effectiveness relative to traditional approaches with the Hold Look Ahead Adder. In discrepancy to the traditional approach the region is dropped by 4.8 percent and 3.710 percent independently. The design is carried out using a simulation frame named Xilinx ISE10.1 and dissembled by ModelSim15.7g. The analysis of the multitudinous styles with defined range and high perfection is established. Modify the partial product matrix of the error to reduce the cut.

3. Proposed Low Area-Cost Fir Filter Using a Modified Booth Multiplier

Finite impulse response (FIR) pollutants are considerably used in colorful digital signal processing operations similar as digital audio, image processing, data transmission, biomedical etc. In some operations, the FIR sludge circuit must be able to operate at high sample rates, while in other operations, the FIR sludge circuit must be a low power circuit operating at moderate sample rates. FIR pollutants design perpetration correspond a large number of proliferations, which leads to inordinate area and power consumption. The topology of the multiplier circuit affects the attendant area and power consumption.

In this paper a new area successful low power FIR sludge design is suggest using a carry look-ahead adder grounded modified Booth multiplier realized in direct form. The practical sludge portions are determined after vindicating different windowing ways using MATLAB. These portions are used in design of area effective design to ameliorate the effectiveness of FIR sludge. The design is enforced using Xilinx12.2 ISE tools, programming in VHDL. A system's efficiency is set on by the efficiency of the multiplier because the multiplier is commonly the slowest element in the system. So, a modified Booth multiplier is suggested since it saves further area and it's faster than other conventional multipliers.

The proposed new low area- cost FIR sludge using a modified Booth multiplier. A direct form sludge is similar that at each time piece cycle a new data sample and the corresponding sludge measure can be applied to the multiplier's



input x(n) is given as the input signal. D-FFs are used as the detention rudiments. Modified Booth multiplier block is handed for multiplying the input signal with the set of sludge portions corresponding to the named sludge order.

4. Methodology

4.1. MATLAB

MATLAB (matrix-laboratory) it is a numerical computing terrain and 4th generation program language. Company name is Math Works, It allow the matrix manipulations, conniving of functions and data, perpetration of algorithms, creation of stoner interfaces, and uniting with programs written in other languages, including C, C, Java, and Fortran. Although it is intended primarily for numerical calculating, an automatic toolbox applies the Mu-PAD emblematic machine, allows enables to emblematic computing capacity. A new package, goad, adds graphical multi-domain simulation and Model- Grounded Design for dynamic and bedded systems.

4.2. Algorithm –CSD Algorithm

The CSD law is a ternary number system with the number set $\{1 \ 0 \ 1\}$, where $1 \ daises$ for 1. Given a constant, the corresponding CSD description is unique. CSD representation of a number can be recursively reckoned using the string property and has two main parcels(1) The number of nonzero integers is minimum(2) No two successive integers are both nonzero, that is, two nonzero integers aren't conterminous. The first property implies a minimum Hamming weight, which leads to a reduction in the number of additions in computation operations. The alternate property provides its oneness characteristic. Still, if this property is relaxed, this representation is called the minimum inked number (MSD) representation, which has as numerous, nonzero as the CSD representation, but which provides multiple representations for a constant. It enables the reduction of the number of partial products that must be calculated presto and also low- power consumption and low area structure of a multiplier for DSP operations or tone- timed circuits. From the practical point of view, the traditional approach to induce the CSD representation that contains no conterminous non-zero integers. Given an n-digit binary unsigned number $X=\{x0, x1, -----, x n-1\}$ expressed as,

1

4

$$\mathbf{X} = \sum_{n=0}^{n-1} x_i \cdot 2^i, \quad x_i \in \{0, 1\}$$

Then the (n+1)-digit CSD representation $Y = \{y0, y1, \dots, y_n\}$ of X is given by,

$$\mathbf{Y} = \sum_{i=0}^{n-1} x_i \cdot 2^i = \sum_{i=0}^n y_i \cdot 2^i , \quad y_i \in \{\overline{\mathbf{1}}, 0, \overline{\mathbf{1}}\}$$

The condition that all non-zero digits in a CSD number are separated by zero implies that

$$Y_{i+1}, y_1=0, \quad 0 < i < n-1$$
 3

From this property, the probability that a CSD n-digit has non-zero values is given by,

$$P(|y_1|=1)=1/3+1/9_n[1-(-1/2)^n]$$

ISSN: 2582-3981





4.3. Architecture Diagram

System design is the process of defining the armature, element, modules and data for a system to satisfy conditions.



Figure 1. System Architecture

System design processes are recorded in the system design document. System design process is to give sufficient detailed data and information.

5. Experimental Results

In addition to the proposed designs, several state- of- the- art approximate Booth multipliers are enforced for benchmarking purposes an approximate radix-4 Booth multiplier (R4ABM) The approximate Booth multiplier 1 MATLAB presented is a radix- 8 grounded design which approximates partial products corresponding to \pm 3X using an inexact 2- bit adder. MATLAB is a revision of ABM1, where error compensation is employed in the approximate 2- bit adder alongside 9- bit truncation.

The RAD256 multiplier uses radix-4 garbling to cipher advanced- order partial products, while radix- 256 encoding is used to cipher lower- order partial products. For the reason that the designs from are grounded on the radix- 8 armature, an exact radix- 8 multiplier is imposed together with the radix- 4 design to give fair criterion. All models are enforced in VHDL, and functional verification is performed using a System Verilog test bench. Python scripts are used to reuse the test bench out- puts. All multipliers are tested on an identical set of one million arbitrary input dyads with a invariant distribution.

The multipliers are synthesized using Synopsys Design Compiler for the TSMC 65 nm technology library. The Design Compiler simulations use an operating voltage of 1 V and an operating temperature of 25 °C. The largest critical path detention of all the designs i.e. that of the exact radix- 8 multiplier, was measured to be1.2 nm, and this detention value was also used as the timing constraint when bluffing all other models. The error characteristics of the enforced designs are reported in the error criteria reckoned are MRED and NMED as defined in. Area, power consumption, and APP are the criteria used to estimate tackle performance.

ABM- M2 achieves an delicacy analogous to that of ABM1 and ABM2- C9 but is outperformed by R4ABM. ABM- M1 and ABM- M3 parade the smallest MRED values, and ABM- M3 achieves the smallest NMED values. All proposed designs parade significant area and power savings over the exact radix- 8 multiplier. ABM- M1 gives APP savings in the area of 13 to 35, and ABM- M3 gives APP savings in the area of 9 to 76. ABM- M2 exhibits the



most substantial APP reduction, with k = 2, 4, 6, 8 corresponding to advancements of 35, 48, 65 and 74, independently.



Figure 2. Output Images

6. Conclusion

The FIR pollutants are considerably used in digital signal processing and can be enforced using programmable digital processors. Digital signal processing has come decreasingly popular over the times with the advancement in VLSI technology. The high speed consummation of FIR sludge with lower power consumption has come much more demanding. In this design, the practical FIR high pass pollutants is designed by using hamming window and attained the frequency response and portions using MATLAB. After carrying the response, the FIR sludge is realized and enforced in MATLAB sphere. The direct form armature consists of adders, multipliers and detention rudiments. In MATLAB normal addition of two figures consumes further power so rather of direct addition of input with the portions. The CSD, MBM and DA algorithm are used for addition process and attained lower power consumption. Independently CSD, MBM and DA algorithms are applied for addition process and compared two ways in terms of power. From the comparison of over two ways, it's concluded that DA grounded algorithm is a stylish fashion for reducing power consumption because of LUT's are used in DA algorithm. Also, the simulation and conflation results.

7. Future Work

The development of low-position approximate computation units has entered vast attention in the literature, likely in part due to the fact that similar units are general and can thus be employed in a variety of error tolerant

OPEN access



operations. While the inflexibility associated with introductory computation blocks may be accessible, fresh tackle savings are offered to give this conception. To be more specific, approximation ways can generally be classified in one of two ways. Sphere-specific ways are intended for use in a certain data sphere and thus hold previous prospects on what kind of data will be entered. On the other hand, general- purpose ways have no previous knowledge or generalizations of the data and thus can be used with any dataset. Sphere-specific ways have an advantage in that approximation may be applied according to the anticipated characteristics of the data. While general- purpose ways are still useful, sphere-specific approximation can achieve emotional performance advancements, and therefore there's a growing interest in the development of operation-specific approximate tackle.

Declarations

Source of Funding

This study has not received any funds from any organization.

Conflict of Interest

The authors declare that they have no conflict of interest.

Consent for Publication

The authors declare that they consented to the publication of this study.

Authors' Contribution

All the authors took part in literature review, research, and manuscript writing equally.

References

[1] A. Avizienis (2020). Signed digit number representation for fast parallel arithmetic. IRE Transactions on Electronic Computers, 10: 389-400.

[2] R. Hashemian (2020). A new method for conversion of a 2's complement to canonic signed digit number system and its representation. In Proceedings of 30th IEEE Asilomar Conference on Signals, Systems and Computers, Pages 904-907.

[3] H.H. Loomis & B. Sinha (2020). High speed recursive digital filter realization. Circuits, Systems and Signal Processing, 3: 267-294.

[4] K.K. Parhi & D.G. Messerschmitt (2020). Pipeline interleaving parallelism in recursive digital filters. Pt I: Pipelining using look ahead and decomposition. IEEE Transactions on Acoustics, Speech Signal Processing, 37: 1099-1117.

[5] K.K. Parhi & D.G. Messerschmitt (2020). Pipeline interleaving and parallelism in recursive digital filters. Pt II: Pipelining incremental block filtering. IEEE Transactions on Acoustics, Speech Signal Processing, 37: 1118-1134.

[6] A.V. Oppenheim & R.W. Schafer (2009). Discrete time Signal Processing. 3rd Edition, Prentice Hall.



[7] Y.C. Lim & S.R. Parker (2021). FIR filter design over a discrete powers of two coefficient space. IEEE Transactions on Acoustics, Speech Signal Processing, 31: 583-691.

[8] H. Samueli (2019). An improved search algorithm for the design of multiplier less FIR filters with powers of two coefficients. IEEE Transactions on Circuits and Systems, 36: 1044-1047.

[9] J.H. Han & I.C. Park (2019). FIR filter synthesis considering multiple adder graphs for a coefficient. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 27: 958-962.

[10] A.G. Dempster & M.D. Macleod (2019). Use of minimum adder multiplier blocks in FIR digital filters. IEEE Transactions on Circuits and Systems II, 42: 569-577.

[11] R.I. Hartley (2020). Sub expression sharing in filters using canonic signed digit multipliers. IEEE Transactions on Circuits and Systems II, 43: 677-688.

[12] Y. Jang & S. Yang (2021). Low power CSD linear phase FIR filter structure using vertical common sub expression. Electronics Letters, 38: 777-779.

[13] A.P. Vinod, E.M.K. Lai, A.B. Premkuntar & C.T. Lau (2021). FIR filter implementation by efficient sharing of horizontal and vertical sub expressions. Electronics Letters, 39: 251-253.

[14] A. Hosnagadi, F. Fallah & R. Kastner (2021). Common sub expression elimination involving multiple variables for linear DSP synthesis. In Proceedings of 15th IEEE International Conference on Application specific Systems, Architectures and Processors, Washington, Pages 202-212.

[15] P.K. Meher, S. Chandrasekaran & A. Amira (2021). FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic. IEEE Transactions on Signal Processing, 56: 3009-3017.

